Abstract-The particle and astrophysical xenon experiment III (PandaX-III) is aimed to search for the Neutrinoless Double Beta Decay (NLDBD) using 200-kg radio-pure high-pressure gaseous xenon time projection chamber (TPC) with Micromegas detectors at both ends. A small-scale prototype TPC equipped with seven Microbulk Micromegas modules has been developed. Each Micromegas module has 128 anode strip signals to be processed. Highly integrated front-end electronics composed of four frontend cards (FECs) with 1024 channels are designed to read out the charge of Micromegas anode signals digitize the waveform after shaping and send compressed data to the data collection module (DCM). The cornerstone of the front-end electronics is a 64-channel application-specific integrated circuit (ASIC) named AGET, which is based on switched capacitor arrays (SCAs). According to the test results, the integral nonlinearity (INL) of the front-end electronics is less than 1%, and the noise of each readout channel with the input floating is less than 0.9 fC on the condition of 1-µs peaking time and 1-pC dynamic range. Joint tests of front-end electronics with the prototype TPC were carried out using the radioactive sources 137 Cs and 241 Am. The hit map of the Micromegas modules and the energy spectrum have been reconstructed successfully, and the results are satisfying.
The high-pressure gas TPC, which is the central component of the PandaX-III detector, features a symmetric design with the cathode in the middle and charge readout planes at both ends, as shown in Fig. 1 . In the first phase of PandaX-III experiment, the energy resolution required to observe the NLDBD event in the gas TPC is 3% full-width at half-maximum (FWHM) at the NLDBD Q-value [1] - [3] . The gas TPC detector and the Micromegas modules at both end caps are used to distinguish the track of particles and measure the energy spectrum of observed events. The results of the detectors will be used to determine whether it is the target event. In order to get better energy resolution, Microbulk Micromegas detectors [4] are applied at both ends of the TPC. However, the gain of the Microbulk Micromegas is only around a few hundreds to one thousand at 10 bar, and the Micromegas detectors are connected to the front-end electronics via flexible printed circuits (FPCs) at tens of centimeters, and the first TPC of PandaX-III experiment is expected to leading thousands of anode channels. Therefore, it is a great challenge for the design of the readout electronics, especially the low-noise and high integration consideration.
In order to verify the feasibility of detectors, a small-scale prototype TPC equipped with seven Microbulk Micromegas modules has been installed at Shanghai Jiao Tong University (SJTU). To measure the anode signals of the prototype TPC, an electronic system has been developed, in which the front-end electronics based on application-specific integrated circuit (ASIC) chips are used to read out signals from the TPC Micromegas detectors.
II. READOUT ELECTRONICS SYSTEM

A. Readout Requirements From the Detectors
The prototype TPC is a cylindrical single-sided drift chamber with anode at the top and cathode at the bottom.
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The active volume is 66 cm in diameter and 78 cm in height, and 16 kg of xenon is contained within it at 10 bar [1] . The size of each Microbulk Micromegas detector is 20 cm × 20 cm. For each Micromegas module, 128 channels are read out following an X-Y design with strips of 3-mm pitch (64 channels each direction). Seven Microbulk Micromegas modules are installed in the prototype TPC for a total of 896 channels to be read out.
Considering that the NLDBD Q-value of xenon-136 is about 2.5 MeV and the typical Micromegas amplification is approximately 1000 times, the output charge of all anode strips can be calculated as 10 pC [1] , [5] . From the Monte Carlo simulation of PandaX-III, the charge in a strip detected in different events is less than 1 pC. It has also been found that the drift time of 95% of the tracks is less than 100 µs, and the charge pulsewidth of each anode strip signal is less than 46 µs.
According to the target of 3% FWHM at the NLDBD Q-value in the first phase of PandaX-III experiment, the resolution of electronics is expected to be less than 1% when the contribution of the electronics to the FWHM is considered to be less than one-third so that the influence of the electronics on the FWHM can be negligible. The factors affecting the contribution include the integral nonlinearity (INL) of each readout channel, the gain nonuniformity between different readout channels, the noise level of each channel, and other uncertainties. The error transfer formula for analysis is shown in
In (1) , N elec refers to the contribution of the electronics to the energy resolution. According to the error transfer formula, as shown in (1), the factor contributions to all the resolution need to be less than 0.5% on the assumption that the four factors are independent and their contributions to the energy resolution are equal. From the Monte Carlo simulation, the INL should be less than 3.2%, the gain nonuniformity of all channels is less than 2%, and the equivalent noise charge (ENC) is less than 6 fC under 1-pC dynamic range. The readout requirements are listed in Table I . N INL refers to the contribution of the INL to the energy resolution. N gain refers to the contribution of the gain nonuniformity to the energy resolution. N noise refers to the contribution of the noise to the energy resolution. N others refers to the contribution of other uncertainties to the energy resolution.
B. Basic Architecture
A readout electronic system has been put forward for the prototype TPC, which contains four front-end cards (FECs) and one data collection module (DCM), as shown in Fig. 2 . The FECs integrate and digitize input charge from anode strips of seven Micromegas detectors and send the packaged data to the DCM. All the data from FECs are gathered by the DCM and then transmitted to the data acquisition computer.
III. PROGRESS OF FRONT-END ELECTRONICS
A. Design of the Front-End Electronics
1) Investigation of the Front-End ASIC:
After the comparison of different TPC experiments, it has been found that ASIC chips are widely used for the front-end electronics due to the large number of readout channels, and their main features are listed in Table II . The AGET chip [6] has been used in the magic numbers off stability (MINOS) instrument. The charge signals from the Micromegas TPC, the Micromegas tracker, and the silicon strip detector are all delivered into the AGET chips for the flexible input range and low noise level of the chip.
According to the readout requirements of the 100-µs time window and the charge pulsewidth at tens of microseconds in a strip mentioned in Table I , the waveform sampling chip is an appropriate selection to obtain valid signals. On the one hand, it is feasible to apply the pulse waveform area for the event energy reconstruction based on the simulation that the pulse areas of the signals with the same charge are the same despite their different pulsewidths; on the other hand, the correlation between the peak amplitude and the charge of anode signals is weak. Furthermore, the input range of the ASIC chip in the experiment needs to be set to 1 pC; hence, we chose the AGET chip [12] as the core chip of the front-end electronics referring to the above-mentioned experiment.
The architecture of the AGET chip is shown in Fig. 3 [13] , it has 64 channels, and each channel integrates mainly a charge sensitive amplifier (CSA), an analog filter, a discriminator for trigger building, and a 512-sample analog memory, which are based on a switched capacitor array (SCA) structure. The CSA has four available dynamic ranges (120 fC, 240 fC, 1 pC, and 10 pC) which can be accomplished by using one of four CSA feedback capacitors (120 fF, 240 fF, 1pF, and 10 pF). Fig. 3 . Architecture view of the AGET chip, the figure is derived from [14] .
The analog filter is formed by pole-zero cancellation (PZC) stage followed by a two-complex pole Sallen-Key low-pass filter (SK filter) and the peaking time is selectable among 16 values in the range of 70 ns-1 µs. Selecting internal polarization resistors allows operation with positive or negative input signals [14] .
The sampling frequency of the AGET chip can be set from 1 to 100 MHz, and the readout is done at 25 MHz. As the requirement of the 100-µs time window for the experiment and each channel has 512 evenly spaced points, the sampling rate of the AGET chip can be set to 5 MHz to reach the target. The dynamic range can be set to 1 pC during the test for the reason that the output of AGET is a wide pulse, whose amplitude is much smaller than that of the quasi-Gaussian pulse at the same area. In addition, the total charge-induced signals are shared amongst neighboring readout strips.
2) Design of the FEC: Fig. 4 shows the schematic diagram of the FEC. It uses four AGET chips with 256 input channels to read Micromegas anode signals via four dual-row right angled 80-point 1.27-mm pitch surface mount connectors (Erni 154 744) under the current protection of electrostatic discharge (ESD) protection circuits. The output of the AGET chips is digitized by four single-channel 12-bit analog-todigital converters (ADCs, AD9235 from analog devices) clocked at 25 MHz, which are selected for the convenience of placing and routing on the board [15] . The sampling clocks of the AGET chips and ADCs are provided by a multioutput clock distribution chip (AD9522-1 from analog devices) with sub picosecond jitter performance [16] .
A field-programmable gate array (FPGA, Artix-7 from Xilinx) [17] aggregates digital data from four ADCs. The data sequence of 64 channels in the AGET chip is column by column, and each column contains one sampling point of 64 channels, as shown in Fig. 5 . The FPGA has the ability to rearrange the data sequence channel by channel and to compress data in case of need, it can additionally store 4.2-Mbit data of two events in the random access memory (RAM). Supposing that the event rate is 10 Hz, the data rate of each FEC is 21 Mbps. Optical fibers are selected for the data transmission, the command configuration, and trigger signals distribution between the FEC and the DCM. In addition, the FEC includes an on-board pulser for channel linearity calibration, and the pulser is composed of a digital-toanalog converter (DAC, AD5321) [18] and an analog switch (ADG842) [19] to provide voltage pulses to four AGET chips simultaneously. A photograph of the FEC is shown in Fig. 6 . 
B. Performance Tests
To study the performance of the FEC, a set of tests has been carried out. Fig. 7 shows the test of one FEC and one DCM in the laboratory. The linear curves of all channels are measured by injecting negative charge signals to the FEC through the interface board. There are 64 one pF capacitors with nominal 25% capacitance tolerance on the interface board, which converts voltage pulse signals provided by the waveform generator AFG3252 to charge signals. By adjusting the amplitude of the input voltage pulse, the input-output curve is depicted in Fig. 8 , and the INL is less than 1% at 1-pC range.
Besides, the AGET chip has a test pin which can be configured to connect different channels in series with four different values of internal capacitors (120 fF, 240 fF, 1 pF, and 10 pF). Thus, the same charge injection of 64 channels can be achieved by applying voltage signals generated by the on-board calibration circuit to the internal same capacitor Fig. 8 .
Photograph of the typical input-output curve. The INL is less than 1%. through the test pin. However, it is difficult to guarantee the same charge injection of four AGET chips because there is the uncertain value deviation of the internal capacitors in four AGET chips. According to this situation, the input-output linear curves of all channels were measured by increasing the amplitude and the gain ratios were obtained after data analysis. The gain nonuniformity of 256-channel gain ratios is calculated around 0.7%, as shown in Fig. 9 .
Leaving the input channel floating and using the trigger generated by the FPGA logic, the baseline data of all channels are sampled. The noise level of 256 channels on one FEC can be plotted, as shown in Fig. 10 . The noise of 256 channels is less than 2.7 ADC code (0.9 fC) when setting a dynamic range to 1 pC and peaking time to 1 µs. The noise level of the FEC under different input capacitance was also tested because the input equivalent capacitance of the FEC increases to several tens of pF when connected to the detector. The noise is less than 2 fC at the same range when the input capacitance is less than 100 pF, as depicted in Fig. 11 .
As the pulsewidth of anode charge signals can reach 46 µs, it is crucial to test the response of the FEC to wide pulse signals. The interface board sends the input pulse to the FEC via the pulse generator. The width of the input pulse is adjusted from 1 to 60 µs by changing the edge of the pulse on the condition that the charge of the pulse is fixed to 1 pC. The analog signals are processed by AGET chips and sampled by ADCs, and the test result proves that the FEC can handle wide pulse signals, as shown in Fig. 12 .
However, it is found that the pulse area decreases with the increase of the pulsewidth, which may arise from the unexpected drop of the flat peak in wide pulse readout. The reason has been found by analyzing the architecture of the analog channel in the AGET chip. In order to reduce the noise, the capacitors are used instead of resistances in the Sallen-Key filter and Gain-2 amplifier to realize the negative feedback. Thus, the use of the capacitors can cause the decrease of the magnification at low frequency. Fortunately, the attenuation of the pulse area follows the linear fit (Fig. 13) so that it can be calibrated and corrected in the experiment. Finally, the stability of the optical communication link at 1-Gbps rate between the FEC and the DCM was tested. In the eye diagram test and bit error test, the PRBS7 encoding flow is transmitted between the FEC and the DCM through a 10-m single-mode optical fiber. The DPOJET software installed on the oscilloscope Tektronix DPO7354C supports the eye diagram test by using the typical templates according to the gigabit transceiver (GTP/GTX) parameters. The signals at the receiver (RX) of fiber transceivers on the FEC and the DCM are tested by a 3.5-GHz bandwidth Tektronix TDP3500 active differential probe. The test results (Figs. 14 and 15) validate the high quality of optical transmission since the traces in the two eye diagrams are clearly "eyes" open, and sufficient margin is maintained between the templates. In addition, the bit error test has been implemented through FPGA logic, the result shows that the bit error rate is acceptable, as presented in Table III. IV. JOINT TEST WITH THE PROTOTYPE TPC The prototype TPC in SJTU is equipped with seven Microbulk Micromegas modules so far, but there were only six Micromegas modules in good status when the joint test was carried out. Therefore, four FECs were mounted on the outer surface of the TPC end cap to read the 768 channels through six 50-cm FPCs. The applied voltage on the TPC cathode is −40 kV and that on the Micromesh is −550 V. Thus, the gain of the Micromegas detector is around 300 during the joint test. The mixture gas filled in the detector is argon (Ar, 98.5%) and isobutane (C 4 H 10 , 1.5%) at 5 bar. The location of the radioactive source 137 Cs is in the middle of Micromegas six detector (M6) and also the center of all Micromegas detectors. The joint test of the FECs with the prototype TPC has been developed in SJTU (Fig. 16) .
During the experiment, the sampling frequency of the AGET chip is set to 5 MHz and the peaking time is 1 µs at 1-pC input range. After data analysis, the hit map (Fig. 17) shows the position of six Micromegas detectors and a clear vision of the radiation source can be seen.
To evaluate the performance of the FEC for the experiment, joint test with detectors has been conducted. Fig. 18 demonstrates that the noise level of 128 channels is around 1 fC at 1-pC range when the FEC is connected to one Micromegas module. Then the applied voltage on the TPC cathode is set to −12 kV and that on the Micromesh is −360 V. Thus, the gain of the Micromegas detector is around 4000 during the joint test. The mixture gas filled in the detector is argon (Ar, 95%) and isobutane (C 4 H 10 , 5%) at 1 bar. During the test, the sampling frequency of the AGET chip is set to 5 MHz and the peaking time is 1 µs at 120-fC input range for accurate measurements of the detector performance. Fig. 19 shows a typical plot of the detector signal read out by the anode. Using the area analysis of obtained events, the preliminary energy spectrum of the radioactive source 241 Am is shown in Fig. 20 . The energy resolution is 13.1% at 13.9 KeV and 12.1% at 17.8 KeV. The FECs worked well during the joint tests. The low noise and clear signals of FECs provide a good foundation for the performance test of the prototype TPC.
V. CONCLUSION
The design and performance results of the front-end electronics for PandaX-III prototype TPC are presented in this paper. The presented performance of FEC meets the requirements of PandaX-III experiment. The FECs with 1024 readout channels function well in the joint tests with the prototype TPC. Furthermore, the energy spectrum and hit map reconstructed from the joint tests are satisfying. The subsequent design of the front-end electronics for the PandaX-III experiment is in progress, based on the current design of the FEC and the results of the joint tests.
